

TITLE OF THE INVENTION

**A DESIGN METHOD FOR
A VIDEO SIGNAL PROCESSING INTEGRATED CIRCUIT
AND INTEGRATED CIRCUIT AND VIDEO SIGNAL
PROCESSING APPARATUS THEREBY**

CLAIM OF PRIORITY

[0001] This application makes reference to, incorporates the same herein, and claims all benefits accruing under 35 U.S.C §119 from an application entitled *A Design Method for a Video Signal Processing Integrated Circuit and Integrated Circuit and Video Signal Processing Apparatus Thereby* earlier filed in the Korean Industrial Property Office on 16 June 2000, and there duly assigned Serial No. 2000-33230 by that Office.

BACKGROUND OF THE INVENTION

Field of the Invention

[0002] The present invention relates to a video signal processing apparatus and a design method therefor, and more particularly, to a design method for a video signal processing integrated circuit (IC), in which to solve the shortage of pin ports caused by designing a video signal processor in a

1 single IC, a vertical synchronization signal is output and a quasi synchronization signal is input
2 through a single pin port, and an IC and a video signal processing apparatus thereby.

3 **Description of the Related Art**

4 **[0003]** The signal processing field in a video system can be divided into an audio signal
5 processing field and a video signal processing field, and the video signal processing field can be
6 divided again into a color signal processing section and a luminance signal processing section. The
7 conventional video system is formed of separate IC chip sets for an audio signal processing unit, a
8 color signal processing unit, a luminance signal processing unit, respectively, but in line with the
9 recent development in the IC integration technologies, a Y/C one-chip IC, in which a color signal
10 processing unit and a luminance signal processing unit are formed in one chip set, or an A/V one-
11 chip, in which an audio signal processing unit, a color signal processing unit and a luminance signal
12 processing unit are formed in one chip set, is used.

13 **[0004]** By reducing the number of signal processing ICs, the manufacturing cost for a product can
14 be reduced and particularly, through implementation of an external discrete circuit on an IC chip
15 set, the space on a printed circuit board (PCB) can be saved, which is advantageous in making a
16 smaller product. Also, it is advantageous to manufacturing products when more external circuits are
17 implemented in one IC chip together with unifying signal processing units in one chip set.

18 **[0005]** However, the unification of signal processing units in one chip and implementation of
19 external circuits in the chip requires more ports and can cause a problem of shortage of pins in the

1 chip. Particularly, the number of pins in the A/V one-chip IC, which is used in the recent video
2 apparatuses, is about 80, and reduction of the number of pins became a more important issue to
3 product designers than integration technologies.

4 SUMMARY OF THE INVENTION

5 [0006] It is an object of the present invention to provide a design method for a video signal
6 integrated circuit (IC), in which a vertical synchronization dividing circuit is formed inside the IC
7 without increasing the number of IC pin ports, and a vertical synchronization signal is output through
8 a pin port through which a quasi synchronization signal is input, and an IC and a video signal
9 processing apparatus using the same.

10 [0007] To accomplish the above object of the present invention, there is provided a video signal
11 processing integrated circuit (IC) which is used in a video recording/reproducing apparatus, the video
12 signal processing IC having a composite synchronization dividing means for dividing a composite
13 synchronization signal from a video signal; a vertical synchronization dividing means for dividing
14 a vertical synchronization signal from the composite synchronization signal; a single pin port for
15 outputting the vertical synchronization signal and inputting a quasi vertical synchronization signal;
16 and a switching means for outputting the vertical synchronization signal, which is input from the
17 vertical synchronization dividing means, to the pin port, or outputting the quasi vertical
18 synchronization signal, which is input from the pin port, to the quasi vertical synchronization
19 inserting means.

1 **[0008]** To accomplish another object of the present invention, there is also provided a video signal
2 processing apparatus having a recording and reproducing processor for modulating/demodulating
3 a signal to record or reproduce an input video signal; a composite synchronization dividing means
4 for dividing a composite synchronization signal from the video signal input from the recording and
5 reproducing processor; a single pin port for outputting the vertical synchronization signal and
6 inputting a quasi vertical synchronization signal; a first switching means for outputting the vertical
7 synchronization signal, which is input from the vertical synchronization dividing means, to the pin
8 port, or outputting the quasi vertical synchronization signal, which is input from the pin port, to a
9 quasi vertical synchronization inserting means; the quasi vertical synchronization inserting means
10 for inserting the quasi vertical synchronization signal, which is input from the first switching means,
11 to a video signal, which is processed for reproducing signal; and a second switching means for
12 outputting a signal, which is input from the output terminal of the quasi vertical synchronization
13 inserting means, to a video output port in a special reproducing mode, and outputting a signal, which
14 is applied to the input terminal of the quasi synchronization inserting means, to the video output port
15 in any of the remaining modes.

16 **[0009]** To accomplish another object of the present invention, there is also provided a method for
17 designing a video signal processing IC having a recording and reproducing processor for
18 modulating/demodulating a signal, a vertical synchronization dividing means, and a quasi vertical
19 synchronization inserting means, the method having the steps of forming a pin port for outputting
20 a vertical synchronization signal and a pin port for inputting a quasi vertical synchronization signal
21 in a single pin port; and designing the pin port to operate as an input port for inputting a quasi

1 vertical synchronization signal, which is output from a microprocessor located separate from the
2 video signal processing IC, in a reproducing mode, and to operate as an output port for outputting
3 a vertical synchronization signal, which is divided in the vertical synchronization dividing means,
4 to the microprocessor separate from the video signal processing IC, in the remaining modes.

5 BRIEF DESCRIPTION OF THE DRAWINGS

6 [0010] A more complete appreciation of the present invention, and many of the attendant
7 advantages thereof, will become readily apparent as the same becomes better understood by
8 reference to the following detailed description when considered in conjunction with the
9 accompanying drawings in which like reference symbols indicate the same or similar components,
10 wherein:

11 [0011] FIG. 1 illustrates an exemplary video signal processing system illustrating a background
12 problem which the present invention is intended to overcome; and

13 [0012] FIG. 2 illustrates a video signal processing system according to the present invention.

14 DETAILED DESCRIPTION OF THE INVENTION

15 [0013] Hereinafter, embodiments of the present invention will be described in detail with
16 reference to the attached drawings. The present invention is not restricted to the following
17 embodiments, and many variations are possible within the spirit and scope of the present invention.
18 The embodiments of the present invention are provided in order to more completely explain the

1 present invention to anyone skilled in the art.

2 **[0014]** FIG. 1 illustrates an exemplary video signal processing system in which a vertical
3 synchronization dividing circuit 30 is implemented as a discrete circuit separate from a video signal
4 processor 20.

5 **[0015]** The video signal processor 20 is formed of one chip having a recording/reproducing
6 processor 21, a quasi vertical synchronization inserting unit 22, and a composite synchronization
7 signal dividing unit 23.

8 **[0016]** The recording/reproducing processor 21, in a recording mode, modulates an input video
9 signal (Video In) and provides the modulated signal to a deck unit 10 so that the signal can be
10 recorded in a recording medium, and in a reproducing mode, demodulates a signal read by a video
11 head of the deck unit 10, and outputs the signal in the form of a video signal before recording.

12 **[0017]** A composite synchronization signal dividing unit 23 receives a video signal output from
13 the recording/reproducing processor 21, and separates the composite synchronization signal (C-
14 Sync), containing a vertical synchronization signal and a horizontal synchronization signal, from the
15 video signal.

16 **[0018]** A vertical synchronization dividing unit 30 located separate from the video signal
17 processor 20 separates the vertical synchronization signal (V-Sync) from the composite
18 synchronization signal output from the composite synchronization signal dividing unit 23. The
19 composite synchronization signal (C-Sync) and the vertical synchronization signal (V-Sync) are
20 then input to a microprocessor 40.

1 [0019] Microprocessor 40, in a recording mode, controls a drum motor and a capstan motor
2 contained in the deck 10, using the composite synchronization signal and vertical synchronization
3 signal as servo control signals. Microprocessor 40 also generates a quasi vertical synchronization
4 signal (QV, Quasi V-Sync) in special reproducing modes such as a still mode or a slow mode. Here,
5 the quasi vertical synchronization signal QV is a vertical synchronization signal which is arbitrarily
6 generated using a head switching pulse (not shown) for switching a video head contained in the deck
7 10.

8 [0020] A quasi vertical synchronization inserting unit 22 receives a quasi vertical synchronization
9 signal (QV) output from the microprocessor 40, and inserts the QV into a video signal received from
10 the recording/reproducing processor 21 during one of the special reproducing modes.

11 [0021] In the video signal processing system, formed as described above, if the vertical
12 synchronization dividing unit 30, which is located separate from the video signal processor 20 in
13 FIG. 1, is formed inside, or as an integral part of, the video signal processor 20, an additional IC pin
14 port for outputting a vertical synchronization signal should be prepared. Therefore, the number of
15 IC pin ports increases.

16 [0022] As shown in FIG. 2, a signal processing system to which the present invention is applied
17 has a deck unit 10, a video signal processor 50, and a microprocessor 60.

18 [0023] Here, the video signal processor 50 IC is formed of a recording/reproducing processor 51,
19 a composite synchronization signal dividing unit 53, a vertical synchronization signal dividing unit
20 53, a quasi vertical synchronization inserting unit 54, a switching unit 57, a switching unit 55, and

1 a single pin port 56 for outputting a vertical synchronization signal and inputting a quasi vertical
2 synchronization signal.

3 **[0024]** For impedance matching, resistors 61 and 62 are connected to a port for inputting a vertical
4 synchronization signal and a port for outputting a quasi vertical synchronization signal, respectively,
5 of the microprocessor 60, and the microprocessor 60 is connected to the pin port 56 of the video
6 signal processor 50 through the resistors 61 and 62.

7 **[0025]** The recording/reproducing processor 51, in a recording mode, modulates an input video
8 signal (Video In), and transmits the modulated signal to the deck unit 10 so that the signal can be
9 recorded in a recording medium, and, in a reproducing mode, demodulates a signal read by the video
10 head of the deck unit 10, and outputs the signal in the form of a video signal before recording.

11 **[0026]** The composite synchronization signal dividing unit 53 receives a video signal output from
12 the recording/reproducing processor 51, and separates a composite synchronization signal (C-Sync),
13 containing a vertical synchronization signal and a horizontal synchronization signal, from the video
14 signal. Then, the composite synchronization signal (C-Sync) is input to the microprocessor 60.

15 **[0027]** The vertical synchronization dividing unit 53 of the video signal processor 50 separates
16 a vertical synchronization signal (V-Sync) from the composite synchronization signal (C-Sync)
17 output from the composite synchronization signal dividing unit 52.

18 **[0028]** In a recording mode, the microprocessor 60 controls the drum motor and capstan motor
19 contained in the deck 10 using the composite synchronization signal and vertical synchronization
20 signal as servo control signals.

1 **[0029]** Microprocessor 60 generates a quasi vertical synchronization signal (QV, Quasi V-Sync)
2 in special reproducing modes such as a still mode or a slow mode. Here, the quasi vertical
3 synchronization signal is a vertical synchronization signal which is arbitrarily generated using a head
4 switching pulse (not shown) for switching a video head contained in the deck 10.

5 **[0030]** The quasi vertical synchronization inserting unit 54 receives the quasi vertical
6 synchronization signal (QV) output from the microprocessor 60, and inserts the quasi vertical
7 synchronization signal (QV) into the video signal output from the recording/reproducing processor
8 51 during a special reproducing mode.

9 **[0031]** The switching unit 55 controls connections so that a video output port is connected to an
10 output terminal of the quasi vertical synchronization inserting unit 54 in a special reproducing mode
11 (SPB), and is connected to an output terminal of the recording/reproducing processor 51 in the
12 remaining modes ($\overline{\text{SPB}}$). Though the quasi vertical synchronization inserting unit 54 and the
13 switching unit 55 are separately formed in the embodiment of FIG. 2, a circuit for the switching unit
14 55 can be designed to be included in the quasi vertical synchronization inserting unit 54 so that a
15 quasi vertical synchronization signal can be inserted into an output video signal only in a special
16 reproducing mode.

17 **[0032]** The switching unit 57 is connected to an output terminal of the vertical synchronization
18 dividing unit 53 and an input terminal of the quasi vertical synchronization inserting unit 54, and also
19 connected to the pin port 56 operating as an input/output port. Here, the switching unit 57 controls
20 connections so that the pin port 56 is connected to the quasi vertical synchronization inserting unit

1 54 in a special reproducing mode (PB), and connected to the vertical synchronization dividing unit
2 53 in the remaining modes (\overline{PB}).

3 **[0033]** Accordingly, since the pin port 56 of the video signal processor 50 is used as an output port
4 for a vertical synchronization signal in a mode other than a special reproducing mode, and is used
5 as an input port for a quasi vertical synchronization signal in a special reproducing mode, the pin port
6 56 is connected to the microprocessor 60 through resistors 61 and 62 for impedance matching. Also,
7 for safer impedance matching, the input port for a vertical synchronization (V-Sync) signal of the
8 microprocessor 60 is designed to have a high impedance state during a special reproducing mode,
9 and the output port of a quasi synchronization (QV) signal is designed to operate as an output port
10 in the special reproducing mode, and to have a high impedance state in a recording mode.

11 **[0034]** According to this method for designing a video IC and a video signal processing apparatus,
12 the vertical synchronization signal output port and the quasi vertical synchronization input port can
13 be formed in a signal pin port 56 of an IC, and therefore a vertical synchronization dividing circuit
14 can be designed inside a video signal processing IC without increasing the number of IC pin ports.

15 **[0035]** By designing a vertical synchronization dividing circuit inside an IC without increasing
16 the number of pins in a video signal processing IC, the present invention can reduce the number of
17 components, material costs, and save the PCB space. In addition, by integrating the vertical
18 synchronization dividing circuit inside an IC, the component difference of a discrete device can be
19 reduced, which enhances IC performance.